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Background
● Until  the adoption  of Verilog-A as the preferred  analogue hardware description
 language for  compact semiconductor  device modelling by the  Compact Model 
 Council, C was the standard modelling language.
● However,  hand  coding  models in C was often  found to be very  tedious,  time
 consuming and subject to error, particularly when determining partial derivatives
 of device currents and charges needed in non-linear circuit simulation.
● In  contrast  to C  Verilog-A  provides built-in  tools which automatically generate
 partial  derivatives,  making  compact  device modelling  a  much  more  straight 
 forward process.
● Current  trends  indicate  that  there  is  a  growing  acceptance  by  the compact
 modelling  community  of  the  Verilog-AMS  subset  Verilog-A  as  the  preferred
 compact modelling language.
● The  standardization  of Verilog-AMS and specifically the addition of a number of
 compact  modelling enhancements  to  its analogue  Verilog-A  subset have also
 greatly influenced Verilog-A usage.
● The  release  of  the  Verilog-A  “Analogue  Device  Model  Synthesizer” (ADMS)
 software  under  the GNU General Public License  has also  accelerated the rate
 at  which Verilog-A has  been  accepted  and  used  by the modelling community
 as a replacement for C. 
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Verilog-A compact device modelling  with Qucs-ADMS
● Verilog-A  compact  device modelling was  first implemented in Qucs version 0.0.11.
● In  the Qucs modelling  process the ADMS Verilog-A  to C++ synthesizer  was  used
 to compile Verilog-A model code to C++ code manually.
● After  conversion the C++  code also had to be manually merged with the main body
 of the Qucs circuit simulator.
● Similarly,  the  Qucs graphical  user  interface  code  needed to be  patched to add a
 new model symbol to the simulators library of built-in component symbols.
● Finally,  due  to  the fact that  the Qucs simulator uses static C++ model libraries the
 entire  simulator C++  code  had to  be  re-compiled  and  re-linked  to  generate  an
 extended simulator each time a compact model was added to the software.
● In principle, it was possible to  add compact device models to Qucs using the above
 procedure.
● In practice, the  modelling process  requires users  to have  an advanced knowledge
 of  C++  programming   coupled  with  a  good  understanding  of   the  Qucs   model
 application programming interface.
● The Qucs compact device modelling  process was further complicated in that it used
 software   tools   supplied  with  Linux  rather  than   the  more   universally  available
 Microsoft Windows® operating system.
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QucsStudio-ADMS 'Turn-Key' Verilog-A compact device modelling
● A primary aim of  the new QucsStudio Verilog-A compact device modelling
 system  is  to provide  the  circuit  simulation  software  with  a  simple tool
 that  does  not  require  the  main  body of  the  simulator  C++  code to be
 patched by hand when adding compact models.
● In contrast to the Qucs modelling scheme the QucsStudio version is based
 on dynamic linked model libraries rather than static model libraries.
● The use of  dynamic libraries  suggests that the new modelling process be
 called  'Turn-Key'  to  emphasise  the  fact  that   the  software  takes  over
 responsibility  for  determining  when a compact device model needs to be
 re-compiled and re-linked.
● Changes in Verilog-A  model code act like a key turning on the compilation
 and linking of changed code.
● When changes take place, edited models are automatically updated at the
 start of the next user requested circuit simulation. 
Flow    chart   showing   QucsStudio 
Verilog-A compact modelling stages:
Verilog-A code to subcircuit. 
  
A simplified QucsStudio-ADMS Verilog-A npn RF BJT model:
Part 1 the model Verilog-A code
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Verilog-A code for a simplified RF npn BJT: the
Model parameters have the same meaning as 
those  defined  in the  SPICE  3f5  BJT  model.
● The compact model presented here and the
 next slide consists of a large signal Ebers-Moll
 bipolar transistor equivalent circuit with second
 order high-level current injection effects and 
 internal capacitance included, plus external 
 lead inductance and capacitance.
  
A simplified QucsStudio-ADMS Verilog-A npn RF BJT model:
Part 2 the QucsStudio subcircuit model
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The   QucsStudio   example  RF   npn   BJT
subcircuit  device  model: top; C++ compiled
model icon: bottom model showing  external
parasitic components and subcircuit symbol
plus parameters
● On attaching the BJT Verilog-A code to the
 QucsStudio C++ compiled model icon the
 software tries to extract the external node
 names and parameters
● If successful QucsStudio draws a group of 
 named terminals attached to the C++
 compiled model icon 
  
QucsStudio C++ compiled model programming interface
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QucsStudio C++ model Application Programming 
Interface functions
● Central to the operation of the QucsStudio Verilog-A modelling 
system is a C++ compiled model component.
● QucsStudio  built-in  components  are  defined  by  a C++code
template which lists model properties.
● This list contains amongst other things the number of external
 and internal nodes as well as pointers to the model parameter
 list and to the model schematic symbol.
● It  also contains  function calls,  for  example  (tEvaluate)Matrix
 that determine the physical operation of a component.
● Many function calls are optional.
● In  order  to synthesize the  C++ code needed for simulation of
 an   analogue   model   the   QucsStudio-ADMS-MinGW   tools
 undertake the required operations in terms of a model API.
  
Adding Verilog-A natures to QucsStudio
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● A high percentage of compact device models include a mixture of linear and non-linear R, C and L components.
● The 2.3.0 version of ADMS appears to treat all R and C components as non-linear elements.
● Also  in  this version of ADMS it is not permitted to express the connection of inductance L between circuit nodes
 p and q as V(p,n) <+ L*ddt(I(p,n));.
● This limitation is overcome by representing L as a combination of a grounded capacitor with a gyrator.
● In compact models  with a significant of R, C  and L components simulation run times can be reduced, especially
 transient  simulation, by  ensuring  that  the QucsStudio  “Turn-Key” modelling  system  uses  linear  R, C and  L 
 whenever possible rather than non-linear R, C or non-linear models.
● In  QucsStudio  the  selection  of  linear  or  nonlinear R, C and L components  has been implemented by adding
 three new Verilog-A “natures” to the standard disciplines and natures file “disciplines.vams”.
● A  parameter,   called  insideQucsStudio,   is  defined  by  QucsStudio  to  allow  automatic  linear  or  non-linear 
 component selection from within Verilog-A model code. 
 
nature Resistance    nature Conductance nature Capacitance
 units = “ohms”;           units = “S”;    units = “F”;
 access = R;      access = G;    access = C;
endnature    endnature endnature 
discipline electrical
 potential Voltage;
flow Current;
flow Conductance;
flow Resistance;
flow Capacitance;
enddisciplne
`ifdef  insideQucsStudio
    R(b1) <+ Rvalue;
`else
   I(b1) <+ V(b1)/Rvalue;
`endif
QucsStudio natures plus modified electrical discipline for linear
R and C components.
Example R selection
Using insideQucsStudio.
  
A  class  A  npn  BJT  RF  amplifier with collector feedback: small signal AC
test circuit and gain and phase curves; legend: solid line = dB(Vout.v/Vin.v) 
And  dotted  line  =  wphase(Vou.v/Vin.v) [the unwrapped phase in degrees]
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A  class  A npn BJT RF amplifier with collector feedback: transient simulation test
circuit  with  directly  coupled  voltage  test probes NB and NC and time response 
output waveforms for a sinusoidal input signal of 50mV peak, 10MHz and 0 phase 
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Voltage amplitude spectra plotted against frequency for amplifier probe signals
NB.Vt and NC.Vt 
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Octave “m” script for post-simulation data processing: functions 
“loadQucsDataset”  and “loadQucsVariable”  are  provided with
QucsStudio  for conversion of simulation output data to Qctave
Internal format
  
Conclusions 
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QucsStudio is freely available under the open source GNU General Public Licence
Download QucsStudio from:
       
http://mydarc.de/DD6UM/QucsStudio/qucsstudio.html
[Currently QucsStudio supports Windows® only: QucsStudio-1.3.2.zip or
 QucsStudio-1.3.2_light.zip  {without  Octave  and  model  compiler}]
● This presentation  outlined the  background and practical use of a new device 
modelling  system which  has been specifically  designed  for  straightforward 
Verilog-A compact model construction by users who do not have an advanced 
knowledge of  C++  programming or who  are not  familiar  with  the  details of 
circuit simulator C++ model interfaces.
● The  new  QucsStudio  Verilog-A  compact  modelling  system  uses  dynamic
 linked libraries, which suggests the term “Turn-Key” modelling to describe the
 presented modelling process, where changes in  Verilog-A model code act as 
 a key turning on re-compiling and re-linking of changed model code.
● As far as the authors are aware QucsStudio is the first GNU open source GPL
circuit  simulator  with a  Verilog-A “Turn-Key” style compact  device modelling 
system.
● Coupling the  new modelling  system with  equation-defined  device modelling,
circuit macromodelling  and Octave post-simulation data  processing  provides 
QucsStudio with a  set of modelling  and simulation tools  previously not freely 
available within a single circuit simulation GPL software package. 
  
Future Directions 
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NEW BOOK: Open Source/GNU CAD for Compact Modelling, Editors: Wladek Grabinski and Daniel
Tomaszewski. Publisher: Mark de Jongh [Mark.de.Jongh@springer.sbm.com], www.springer-sbm.com.
Chapter 5: M.E. Brinson, Schematic entry and circuit simulation with Qucs.
Chapter 6: M.E. Brinson, Qucs modelling and simulation of analogue/RF devices and circuits.
In   2013  Qucs/QucsStudio   will  celebrate  10  years   since  Qucs  version  0.0.1
was released for general use under the GNU open source General Public License. 
To  mark  this  important  mile  stone  in  the  development  of  open source  circuit  
simulators  a new generation of  QucsStudio  simulation  and  modelling tools is to 
be launched under  the  title  QucsStudio  2.0.0.   This  new  software package  will 
build  on the success of  the current QucsStudio release adding extensions centred
on the following topics:
● Advanced binary linked component libraries to QucsStudio
● Faster analogue simulator based on a direct sparse linear equation solver 
● Extended range of compact device models and circuit macromodels
● Improved system simulation facilities  
